# **G**LOBAL **J**OURNAL OF ENGINEERING SCIENCE AND RESEARCHES

# A NOVEL PIPELINED ADAPTIVE EDGE ENHANCED COLOR DEMOSAICING SCHEME FOR VLSI ARCHITECTURE

# Jaya Praka V.M<sup>\*1</sup> and Mr. Ramji D.R<sup>2</sup>

<sup>\*1</sup>PG Scholar, ECE Department, Narayanaguru College of Engineering, Manjalumoodu, TN, KK District, India <sup>2</sup>Assistant Professor, ECE Department, Narayanaguru College of Engineering, Manjalumoodu, TN, KK District, India

## ABSTRACT

Most digital cameras capture imagery with a color filter array (CFA), sampling only one color value for each pixel, afterwards interpolating other two missing color values. This interpolation process is known as demosaicing. In this paper, pipelining concept is introduced to increase the processing speed of the color interpolation algorithm. The proposed algorithm consists of pipelining stages along with an edge detector, an anisotropic weighting model, and a filter based compensator. The edge detector is used to discover the edge information in the images; an anisotropic weighting model is designed to catch more information from the horizontal direction than vertical direction. The filter based compensator includes laplacian and spatial sharpening filter which are used to reduce the blurring effect and improve the edge information. The hardware cost is reduced by using hardware sharing and re-configurable design techniques. When compared with previous low complexity techniques, this paper performs good performance, high speed, low memory requirements, low cost and better quality.

Keywords- Color filter array, Color interpolation, edge detector, demosaicing, Laplacian sharpening filter..

# I. INTRODUCTION

In recent years, digital cameras become popular consumer electronic device. In digital camera, the digital image is captured by single CCD (Charge Couple Device) or CMOS (Complementary Metal Oxide Semiconductor) sensor whose surface is covered with a color filter array (CFA). Single sensor is able to capture a single color component so three sensors required to sample the red (R), green (G), blue (B) value for complete color image. In order to reduce the cost and size, most digital camera used single sensor instead of three with help of color filter array technique. The color filter array contain set of filters that are arranged in interleaving pattern so each pixel sensor sample one color of primary three color. This means the camera must estimate other two missing color values at each pixel. The most commonly used color filter array is the Bayer color filter array.

B <sub>0,0</sub>	<i>G</i> <sub>0,1</sub>	<b>B</b> <sub>0,2</sub>	G <sub>0,3</sub>	<b>B</b> <sub>0,4</sub>	G <sub>0,5</sub>
G <sub>1,0</sub>	R <sub>1,1</sub>	<i>G</i> <sub>1,2</sub>	R <sub>1,3</sub>	<b>G</b> <sub>1,4</sub>	<b>R</b> <sub>1,5</sub>
<b>B</b> <sub>2,0</sub>	G <sub>2,1</sub>	<b>B</b> <sub>2,2</sub>	G <sub>2,3</sub>	<b>B</b> <sub>2,4</sub>	<b>G</b> <sub>2,5</sub>
<b>G</b> <sub>3,0</sub>	<b>R</b> <sub>3,1</sub>	<b>G</b> <sub>3,2</sub>	R <sub>3,3</sub>	<b>G</b> <sub>3,4</sub>	<b>R</b> <sub>3,5</sub>
<b>B</b> <sub>4,0</sub>	G <sub>4,1</sub>	B <sub>4,2</sub>	G <sub>4,3</sub>	<b>B</b> <sub>4,4</sub>	G <sub>4,5</sub>
<b>G</b> <sub>5,0</sub>	<b>R</b> <sub>5,1</sub>	<b>G</b> <sub>5,2</sub>	R <sub>5,3</sub>	<b>G</b> <sub>5,4</sub>	R <sub>5,5</sub>

Figure 1: Bayer CFA pattern

Figure 1 shows a color filter arrays called Bayer CFA, in which two colors have disappeared in each pixel. In this figure, half of the pixels are allocated to green color because the peak sensitivity of the human visual system lies in the medium wavelength, corresponding to the green portion of the spectrum; other half is shared by red and blue color.



In previous works, many efficient high quality algorithms [1]-[5] have been proposed for reconstructing the full color image. Gunturk [1] and Li [2] presented high performance algorithms to reconstruct the missing colors by using the correlation between the frequencies of the three colors components. Su et al. [3] presented a wavelet classifier. Also this method produced a high quality color interpolation. Chung et al. [4] presented an edge estimation method. This method was using a variance of the different color. Chang et al. [5] presented an adaptive color interpolation technique that used a 2-D locally stationary Gaussian process and an edge indicator. The high quality color interpolation algorithms mentioned above, but these algorithms have high complexity and high memory requirements. Furthermore these algorithms are not realized using VLSI technique.

For this reason, low complexity color interpolation algorithms [6]-[8] are needed for VLSI implementation. VLSI implementation of low power high quality color interpolation [6] is proposed for CCD camera. This work is based on edge oriented weighting and local gain approach. The performance of this design was improved by a pipeline schedule and time sharing techniques. For VLSI implementation, the chip area was increased by realizing dividers and multipliers due to high complexity. Hsia et al. [7] presented a high performance and low complexity algorithms to develop a camera DSP system. It is necessary to use the division and multiplication operation to detect the gain and edge information. So the chip area was greatly increased. Hhiau et al. [8] presented a low-cost and high performance color demosaicing VLSI design. This design improves the quality of the images by using edge information and inter-channel correlations. Also the performance of this design was improved by using pipeline architecture. With this implementation technique, the chip area was reduced because it is unnecessary to use any divider to realize this design.

In this paper, a novel pipelined adaptive edge-enhanced color interpolation processor is proposed. In this technique we use a pipelining concept at edge detector to perform the speed in a process and to reduce the critical path delay in the process. The proposed algorithm consist of an pipelining stage along with an edge detector to enhance the edge information in the images, an anisotropic weighting model to reduce the memory requirement, a filter-based compensator to improve the quality, and a register bank to process streaming data directly by using only a two line buffer memory. The rest of the paper is organized as follows: Section II presents the proposed novel color interpolation. Section III describes the VLSI architecture of this work. Section IV describes the pipelined architecture of edge detector. Section V presents the simulation results and Section VI concludes the paper.

# II. PROPOSED COLOR INTERPOLATION ALGORITHM

The proposed novel algorithm is composed of edge detection, a green color interpolation and red-blue color interpolation techniques. Here, each color is interpolated by different methodologies according to the relative locations and reference neighboring samples.

## 1. Low-Complexity Edge Detection

To find the edge information, the difference in the vertical (DV) and horizontal (DH) directions are used. The DV neighboring around the pixel can be calculated by-

$$DV_{i,j} = |RB_{i-1,j-1} - RB_{i+1,j-1}| + |G_{i-1,j} - G_{i+1,j}| + |RB_{i-1,j+1} - RB_{i+1,j+1}| \dots \dots (1)$$

The DH neighboring around the pixel can be calculated by-

$$DH_{i,j} = |RB_{i+1,j+1} - RB_{i+1,j-1}| + |G_{i,j+1} - G_{i,j-1}| + |RB_{i-1,j+1} - RB_{i-1,j-1}| \dots (2)$$

BR	G	BR
(i-1, j+1)	(i-1, j)	(i-1, j-1)
<b>G</b>	RBg	G
(i, j+1)	(i, j)	(i, j-1)
BR	<b>G</b>	BR
(i+1,j+1)	(i+1, j)	(i+1, j-1)

Figure 2: Relative locations and reference neighboring samples of in CFA format for green, blue or red color interpolation.



(C) Global Journal Of Engineering Science And Researches

Figure 2 shows the relative locations and reference neighboring RGB pixels. After obtaining the both directions, the total difference (TD) is calculated by-

#### 2. Green Color Interpolation

To improve the quality of images, an anisotropic weighting model is designed for this design. The values of TD, DH, and DV can be used to select any one of the three green color interpolation models, without edge enhancement, edge enhancement in horizontal direction, edge enhancement in vertical direction. If the value of TD is less than the threshold value, the value of can be calculated by without edge enhancement model as

If the value of TD is larger than the threshold value and DH is less than DV, the value of can be calculated by edge enhancement in horizontal direction model as

If the value of TD is larger than threshold value and the value of DH is larger than DV, the value of can be calculated by edge enhancement in vertical direction model as

The spatial sharpening filter can be used to reduce the blurring effect and the edge information can be efficiently enhanced by proposed adaptive edge enhancement technique.

#### 3. Red and Blue Colors Interpolation

To reconstruct the red and blue color, it is necessary to use the information of the four neighboring green colors. If the value of TD is less than a threshold value, the value of  $R_{i,j}^{(B)}$  can be calculated by without edge enhancement model.

as



#### **ISSN 2348 - 8034**

If the value of TD is larger than the threshold value and DH is less than DV, the value of  $R_{i,j}^{(B)}$  or  $B_{i,j}^{(R)}$  can be calculated by edge enhancement in horizontal direction model as

$$RB_{i,j}^{(BR)G} = \frac{1}{4} (RB_{i-1,j-1} + RB_{i-1,j+1} + RB_{i+1,j-1} + RB_{i+1,j+1}) + g_{i,j} - \frac{1}{8} (3 * (G_{i-1,j} + G_{i+1,j}) + G_{i,j-1} + G_{i,j+1}) \dots \dots \dots \dots \dots \dots \dots (8)$$

If the value of TD is larger than threshold value and DH is larger than DV, then the value of  $R_{i,j}^{(B)}$  or  $B_{i,j}^{(R)}$  can be calculated by edge enhancement in vertical direction model as

$$RB_{i,j}^{(BR)G} = \frac{1}{4} \left( RB_{i-1,j-1} + RB_{i-1,j+1} + RB_{i+1,j-1} + RB_{i+1,j+1} \right) + g_{i,j} - \frac{1}{8} \left( G_{i-1,j} + G_{i+1,j} + 3 * \left( G_{i,j-1} + G_{i,j+1} \right) \right) \dots \dots \dots \dots \dots (9)$$

The red or blue color reconstructed pixel RB<sub>i,j</sub> where its upper and bottom pixels are RB<sub>i-1,j</sub> and RB<sub>i+1,j</sub> at G<sub>i,j</sub> can be calculated by-

The blue or red color reconstructed pixel BR<sub>i,j</sub> where its right and left pixels are BR<sub>i,j-1</sub> and BR<sub>i,j+1</sub> at  $G_{i,j}$  can be calculated by-

## **III. VLSI IMPLEMENTATION**

Figure 3 shows the block diagram of the VLSI architecture for the proposed color interpolation processor. This architecture consist of seven main blocks: a register bank, pipelined edge detector, a green color interpolator, a red and blue color interpolator model 1, red and blue color interpolator model 2, a red and blue color interpolator model 3, and a controller.

76





Figure 3: VLSI architecture

## 1. Architecture of Register Bank

The register bank, consisting of fifteen shift registers, is used to store the neighboring pixel values temporally and provide the needed data to the other interpolating unit. It is also designed with two line buffer memory which is used to store the pixel values one row in the image. In this, only one value of pixel is received in each cycle, and then provides the fifteen values of CFA pixels as input for color interpolation.



Figure 4: Architecture of Register bank

# 2. Architecture of Edge Detector

This architecture consists of six absolute subtractors and five adders. The eight input signals receive their inputs from the register bank. After that the values of TD, DH, and DV are produced for color interpolator. The output signal of TD gives the information of the edge intensity. The other two output signals, DH and DV give the direction information of the edges.





Figure 5: Architecture of Edge Detector

## 3. Architecture of Green Color Interpolator

The interpolating unit performs the interpolation process to generate the missing R, G, or B components of each pixel. In this, a reconfigurable technique is used to design the architecture of G color interpolator. The hardware architecture of green color interpolator design can be reconfigured as the function of Eq. (4)-(6) by multiplexer selection during each processing cycle.



Figure 6: Architecture of G color interpolator

#### 4. Red and Blue Colors Interpolator

Here, a reconfigurable technique can be used to design the architecture of red and blue color interpolator. RB\_M1 interpolator design can be implemented from Eq. (7)-(9). The VLSI architecture of the RB\_M2 interpolator can be implemented from Eq. (10). Also RB\_M2 interpolator design can be implemented from Eq. (11).

#### 5. Controller

The control unit provides the control signals to other unit and handles the whole interpolation flow. It is implemented by a finite state machine sequential circuit. The controller must monitor its input and output data access with memory to fit the performance of pixel-in and pixel-out.



# **IV. PIPELINED EDGE DETECTOR**

Pipelining stage along with an edge detector is applied to increase the processing speed of the data. It also increases the CPU instruction throughput, the number of instructions completed per unit of time. Edge detection is identifying points in a digital image at which the image brightness changes sharply have discontinuities. In this paper, we are going to simulate the pipelined edge detector. The simulation procedure can be done by the use of Xilinx ISE tool. Figure 7 shows the pipelined model edge detector architecture.



Figure 7: Architecture of Pipelined model edge detector

Cycle	I stage	R stage	E stage	W stage
0	SUB P0,P1,W1			
1	SUB P2,P3,W2	SUB P0,P1,W1		
2	SUB P4,P5,W3	SUB P2,P3,W2	SUB P0,P1,W1	
3	XXX	SUB P4,P5,W3	SUB P2,P3,W2	SUB P0,P1,W1
4	ҮҮҮ	XXX	SUB P4,P5,W3	SUB P2,P3,W2

Table 1: Code Sequence of pipelined edge detector



In cycle 0, instruction 1 (SUB P0, P1, W1) is in I stage (Instruction Fetch), having been fetched from memory. In cycle 1, it moves to the R stage (Read), and is used to address the register file to access the read operands in the instruction. Instruction 2 (SUB P2, P3, W2) enter the I stage. Instruction 1 enter the E stage (Execution) in cycle 2 where it present the opcode to the ALU. The read operands have also been fetched from the register file. Instruction 3 enter the I stage, instruction 2 moves to the R stage. Finally, in cycle 3 instruction 1 enter the W stage (Write) where the WR addresses is used to write the result of the ALU operation into the register file.

# V. SIMULATION RESULTS

The proposed color interpolation processor is implemented using Verilog hardware description language (HDL) and synthesized by 0.18 um CMOS process. The simulation of pipelining stage is done by using Xilinx ISE simulator is shown below. The Verilog HDL can be used to design the stage of pipelining. Figure 8 shows the output of pipelined edge detector.

Current Simulation Time: 1000 ns		400	Ú.	6(	00 	1	800 	í
🌏 🚺 dh[2]	0					,		
🌏 🚺 dh[1]	0							
🍓 🚺 dh[0]	1							
🗖 🚮 dv[7:0]	8'hAC	8'hD5	8'hAA				8'hAC	
<b>ð</b> [] dv[7]	1							
👌 🚺 dv[6]	0							
👌 🚺 dv[5]	1							
oli dv[4]	0							
<b>ð</b> [] dv[3]	1							
oll dv[2]	1							
o <mark>,[</mark> dv[1]	0							
<b>ð</b> [] dv[0]	0							
🖬 😽 td[7:0]	8'hA5	8'h0A	(			8'hA5		
🖽 🚮 p0[7:0]	8'h3D				81	13D		
🖬 🚮 p1[7:0]	8'hD9	8'h91	(			8'hD9		
🖪 🚮 p2[7:0]	8'h8A	8'h88				8'h8A		
🖬 🚮 p3[7:0]	8'h8E	8'h06				8'h8E		
🖽 🚮 p4[7:0]	8'h8F	8'h88	(			8'h8F		

Figure 8: Output Waveform of pipelined edge detector

The comparison of previous low complexity color interpolation designs and proposed work. The previous designs were implemented in 0.35 um CMOS process.

	LHCI [6]	CDSP [7]	А	В
CPSNR	30.7	32.2	33.9	34.5
Process	0.35	0.35	0.18	0.18
Gate Counts	10K	26K	3.2K	4.6K
Frequency	40MHz	50MHz	200MHz	200MHz
Power	200Mw	56mW	3.12mW	4.26mW
Throughput	40M	50M	200M	200M
Quality	VGA (1024)	VGA (1024)	HD (1920)	HD (1920)
Core Area	7M	5M	45.2K	54.2K

## **Proposed Work**

Note: A: Without using edge enhancement technique B: using edge enhancement technique



## VI. CONCLUSION

This paper proposed an adaptive edge enhancement technique for real time video applications, which is easy to implement in VLSI. The adaptive edge enhanced technique is effectively enhanced the edge features. In this work adaptive edge enhanced color interpolation processor is developed, which offers low complexity, low power and low memory requirement and high speed. In this work extra pipelining concept is introduced at the edge detector. These pipelining offers reduced critical path and improve the speed of the circuit operation and also increase throughput of the system. An anisotropic weighting model, an pipelined edge detector and filter based compensator have been used to reduce the memory requirement and improve the quality of images.

#### **REFERENCES**

- 1. B. K. Gunturk, Y. Altunbasak, and R. M. Mersereau, "Color plane interpolation using alternating projection", IEEE Trans. Image Process., vol. 11, no. 9, pp. 997-1013, Sep.2002.
- 2. X. Li, "Demosaicing by successive approximation," IEEE Trans. Image Process., vol. 14, no. 3, pp. 370-379, Mar. 2005.
- 3. C. Y. Su, and Y. S. Lin, "Color interpolation using wavelet based classifiers," Electronics Letters, vol. 43, no. 43, no. 12 pp. 667-669, June 2007.
- 4. K. H. Chung and Y. H. Chan, "Color demosaicing using variance of color differences," IEEE Trans. Image Process., vol. 15, no. 10. Pp. 2944-2955, Oct. 2007.
- 5. H. A. Chang, and H. H. Chen, "Stochastic color interpolation for digital cameras", IEEE Transaction on Circuits and Systems for Video Technology, Vol. 17, no. 8, pp. 964-973, Aug. 2007.
- 6. S. C. Hsia, M. H. Chen, and P. S. Tsai, "VLSI implementation of low-power high-quality color interpolation processor for CCD camera," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 14, no. 4, pp. 361-369, Apr. 2006.
- 7. S. C. Hsia, and P. S. Tsai, "VLSI implementation of camera digital signal processor for document projection," in Proc. IEEE Int. Conf. Signal Processing System (ICSPS), Jul. 2010, pp. 657-660.
- 8. Y. H. Shiau, P. Y. Chen, and C. W. Chang, "An area-efficient color demosaicing scheme for VLSI architecture," International Journal of Innovative Computing Information and Control, vol. 7, no. 4, pp. 1739-1752, Apr. 2011.
- 9. Enhanced VLSI implementation of an adaptive edge-image scalar for real time multimedia applications by shih-Lun Chen, Member, IEEE by Sep 2013.
- 10. Tannu Chhabra, Md Tauheed Khan "VLSI Design of a 16-bit Pipelined RISC Processor", International Journal of Electronics and Computer Science Engineering, ISSN 2277-1956/V1N3-1858-1861.

